Watchdog Led, CLR [3:0], followed by writing 0x5 to the same register bits within one watchdog clock period.


Powered By GrowthZone